Abstract: To ensure qualification of charge-pump locked-loop (CP-PLL), a complete built-in self-test (BIST) scheme should provide functions of measurement of the clock jitter and detection of faults in CP-PLL. This paper proposes a low cost BIST structure providing both the faults detected and timing jitter measured. The structure based on the proposed time-to-digital converter (TDC), which has high resolution and most blocks of TDC are based on the existing blocks in CP-PLL, reduces the test cost and area overhead. The circuit has been designed and simulated in TSMC 0.13 µm CMOS process. The simulation results show that the resolution is about 0.9865 ps and the fault coverage is 98.33%.
Introduction
CP-PLL is a mixed-signal block widely used to generate timing or reference signals in the system on chip. Its test requirements directly translate into inflated product cost. This provides strong motivation in finding a low-cost test solution for volume production test.
Some conventional low cost Built-in self-test (BIST) designs for CP-PLL are introduced in [1, 2, 3, 4, 5] . In [1, 3, 4] , a defect oriented test (DOT) way is used for detecting the faults in CP-PLL. While the method is easily implemented and has little area overhead, it lacks the jitter measurement. However, Jitter measurement is critical to ensure the correct performance of a PLLbased system. Because CP-PLL jitter will yield data loss in communication systems or computation errors in high speed computer systems. The method used in [2, 5] measured the clock jitter of CP-PLL, but it can't ensure a faultfree CP-PLL. Faults in a PLL can affect the characteristics of the CP-PLL or even most performance of the IC.
Moreover, jitter measurement circuits are revisited to clarify the difference between our proposed circuit and conventional circuits [6, 7, 8, 9] . In [6] , a selfreferenced clock technique with one T delay was successfully applied to period jitter measurements rather than timing jitter measurements. In [7] , a digital controlled delay chain is used to measure the phase offset on chip. However, the frequency of ring oscillator needs to be measured to calculate the time step. The mismatch ratio of two paths is not measured either. A referenceclock-free, high-time-resolution on-chip timing jitter measurement circuit proposed in [8] . To improve time resolution, requires amplifying the time difference between the rising edges of the non-delayed and NT-delayed clocks. Thus, an additional cascaded time difference amplifier (TDA) is needed. The technique reported in [9] does not require an external reference clock but instead uses a delayed version of the test clock to extract timing jitter by accumulating its period jitter. All in all, they are efficient methods for jitter measurement. But they can't provide faults detected functions for CP-PLL. If the PLL can't work normally due to the structural faults, these methods will be invalid.
Based on our previous work presented in [4] , in which an efficient DOT way is proposed, this paper presents a BIST performing both the faults detected and timing jitter measured based on TDC. The proposed TDC has high resolution and most blocks of BIST are based on the existing blocks in CP-PLL. The combination of structural faults test and function test ensure the qualification of CP-PLL. Fig. 1c introduces the signal process block diagram. The control unit provides five signals: charge test signal (char), discharge test signal (dis_char), the signal which controls the operation mode, the cal signal which calibrates the measurement resolution and the reset signal which disables the counter after a fixed time. The counter evaluates the fault or jitter at the data output. This structure only needs a minor modification of the digital part.
As shown in Fig. 1b , the TDC is mainly composed of the CP-PLL under test. However, unlike the TDC employed a multi-phase VCO generating phase and the system clock in [10] , the proposed TDC is mainly composed of the CP-PLL under test which can use any types of VCO. The CP-PLL convert the phase difference (ÁT ) into a frequency variation (Áf). So it can measure timing jitter using only one path without matching the two delay chains. And the reference clock of the CP-PLL can also be used for TDC. Thus, there's no need for another reference clock. In Fig. 1a , the conventional TDC method for CP-PLL, when the jitter becomes sufficiently small to be in the dead zone of the XOR gate, or when the phase offset is larger than the jitter, it does not function. But the proposed novel TDC structure can detect the jitter on the order of picoseconds or in the presence of a large phase offset. And as the CP-PLL under test is one part of TDC, the most advantage of the proposed TDC is that it can provide both timing jitter measured and the faults detected to ensure qualification of CP-PLL. Two clocks Ref_clk and Test_clk with some phase difference ÁT are given to the signal process unit. PFD detect the phase difference. CP and LF convert the phase difference into a voltage variation (ÁV)
Where I CP is the current magnitude of CP. C LF is the capacitance of LF. Then the frequency of VCO is changed from f vco0 to f vco1 . The frequency Áf variation of the DBN output is
Where N is the factor of DBN, and K VCO is the gain of VCO. The counter counts the DBN clock edges in time T c to measure the frequency. If N c1 and N c0 are the count value in T c when the DBN frequency is f 1 and f 0 , then the frequency variation and the count difference ÁN are related as follows:
Equations (1) (2) and (3) yield the relationship between the count difference ÁN and the phase difference ÁT
Obviously, the count difference ÁN is dependent on all of the parameters associated with the CP-PLL and in consequence will reveal any fault associated with these structures. In paper, we will build a structural faults model used in [11] , to demonstrate the effectiveness of BIST technique. The structural faults include: gate-to-drain short (GDS), gate-to-source short (GSS) Equations (1), (2) and (3) also yield the relationship between ÁT and ÁN
As shown in (5) (6), the count difference yields the phase difference. The parameter ÁT min represents the measurement resolution. Table I lists the operations of the proposed BIST structure. The structure uses two operating modes: test mode for testing and normal mode for clock generation.
Circuit operations
To clarify the basis of the proposed BIST structure, Fig. 2 illustrates the test procedure. It includes three steps: step1) structural faults test; step2) jitter measurement; step3) normal mode. The CP-PLL which only passes the step1 can come to step2, then only passes the step2 can come to step3.
Structural faults test
The proposed BIST structure uses CP as a stimulus generator and employs the counter as measuring devices for testing the deviation of the oscillation frequency. The output thus is a pure digital value, increasing the reliability of the test output. The charge-test and discharge-test operations are addressed here by choosing appropriate MUXs signals from the signal process unit. As described in (4), the count value variation indicates a faulty circuit in the loop. Notably, if the test time Tc is too short, a slight deviation of the oscillation frequency may not be indicated for ÁN < 1. However, with growth of Tc, the deviation of the oscillation frequency could be accumulated and be detected after a few microseconds. Finally, reset signal can act as a scan clock to scan out the values at the output of the counter for testing evaluation. The final output N c depends on clock signal reset and the number of observation points. It shows the timing diagram of the structural faults test operation in Fig. 3 .
Jitter measurement
In the jitter measurement mode, The BIST process repeats two steps-CP-PLL tracking and counting. The tracking step is the lock-in process of the CP-PLL. When there is a time difference ÁT between reference clock and feedback clock, the CP-PLL stops working immediately. In counting step, the CP-PLL as one part of TDC detects the ÁT . The frequency of VCO varies with the change of output voltage of LF and the counter counts the number of pulses from the DBN output. The durations of tracking step should be longer than lock-in time of the CP-PLL and the settling time of the LF. The duration of counting is equal to Tc in (5) . The parameter T c should be carefully designed, because it determines the measurement resolution ÁT min . The range of T c can be decided by the specifications of CP-PLL, as shown in (6) .
The specifications of CP-PLL used in the paper are shown in Table II . Supposed ÁT min < 1 ps, then
For longer T c , ÁT min is higher, but the test time also increases. Here Tc is designed to 0.5 s. The measurement resolution ÁT min of TDC in (6) must be firstly calibrated. When signal cal is set to logic 0, the phase difference between input clocks equals to 0. The value of the counter N 0 is recorded. When signal cal is set to logic 1, then using the clock period of reference clock T ref yields an 
Where number N test is the average value of N test , N 0 is the average value of N 0 .
Normal mode
In normal mode, the MUX1, MUX2 select the input and feedback signals of the CP-PLL to be bypassed. The CP-PLL is used for clock generation. This mode is only available for qualified CP-PLL which passes test.
Simulation and performance comparison
The proposed BIST structure for CP-PLL has been designed and simulated using TSMC 0.13 µm CMOS technology. The operating frequency of the PLL is 1.6 GHz. The reference clock operates at 25 MHz. A HSPICE simulator was used in this paper to evaluate the efficiency of our low-cost test strategy. During charge-test operation and discharge-test operation, four observation points are chosen (T c ¼ 1 us, 4 us, 9 us, and 13 us) for testing evaluation respectively where the value of N c is equal to "26, 101, 226, 326," and "25, 100, 225, 325," in the fault-free case. The final test outputs are listed in Table III according to the fault model assumptions in Part II. The total number of structural faults in the CP-PLL is 717. According to the simulation results, 705 faults can be detected and the fault coverage for the proposed architecture comes out to be 98.33% (705=717 Ã 100%).
In jitter measure mode, the measurement time T c is designed to be 0.5 second. The average count N 0 and N test are calculated at 48160 and 23171, then
Each output value of the BIST in the jitter measure mode represents the phase difference between the reference clock and the feedback clock. Since ÁT min was calibrated, the jitter magnitude can be determined by simply multiplying the output values of the BIST by 0.9865. The Fig. 4 shows the PDF histogram of jitter (rms: 8.1159 ps) and jitter measured results (rms: 9.0828 ps) using the proposed circuit. The measurement error is 11.91%. The Table IV . The proposed CP-PLL BIST structure has a little influence on the circuit performance. The locking times for the CP-PLL with and without the added BIST circuits are 5 us and 5.2 us respectively. The BIST circuit can perform both the faults detected and jitter measured of the CP-PLL, which only needs a counter, some DFFs and MUXs for low cost. But the measurement time is too long for the high resolution and unfortunately, it can't diagnose the type of faults in this paper. That's our future work.
Conclusion
This paper introduces a low-cost BIST structure for CP-PLL based on TDC. The proposed TDC has high resolution and most of TDC blocks are based on the existing blocks in CP-PLL. It provides both jitter measured and faults detected to ensure qualification of the CP-PLL. It has a little influence on CP-PLL performance. The simulation results show that the resolution is about 
